Verify complex digital designs at RTL level using SystemVerilog and UVM. Develop and execute test plans for block, subsystem, and top-level verification, focusing on coherent systems, cache functionality, and interconnect behavior.
Continuous Integration & Verification Infrastructure Engineer to set up CI flow, automate regression test infrastructure, and optimize resource utilization. Requires scripting experience (Python, Bash), Git, CI tools, and Linux environments.