
Senior Verification Engineer specializing in RISC-V CPU core development. This role ensures digital design correctness at the RTL level using advanced verification methodologies. Requires 8+ years of industrial experience, proficiency in SystemVerilog and UVM, and knowledge of formal/dynamic verification.